Abstract-This paper presents a 3GPP LTE compliant turbo decoder accelerator on GPU. The challenge of implementing a turbo decoder is finding an efficient mapping of the decoder algorithm on GPU, e.g. finding a good way to parallelize workload across cores and allocate and use fast on-die memory to improve throughput. In our implementation, we increase throughput through 1) distributing the decoding workload for a codeword across multiple cores, 2) decoding multiple codewords simultaneously to increase concurrency and 3) employing memory optimization techniques to reduce memory bandwidth requirements. In addition, we analyze how different MAP algorithm approximations affect both throughput and bit error rate (BER) performance of this decoder.
I. INTRODUCTION
Turbo codes [1] have become one of the most important research topics in coding theory for wireless communication systems. As a practical code that approaches channel capacity, turbo codes are widely used in many 3G and 4G wireless standards such as CDMA2000, WCDMA/UMTS, IEEE 802.16e WiMax, and 3GPP LTE (long term evolution). However, low BER performance comes at a price -the inherently large decoding latency and a complex iterative decoding algorithm have made it very difficult to achieve high throughput in general purpose processors or digital signal processors. As a result, turbo decoders are often implemented in ASIC or FPGA [2] [3] [4] [5] [6] [7] [8] .
The Graphic Processing Unit (GPU) is an another alternative as it provides high computational power while maintaining flexibility. GPUs deliver extremely high computation throughput by employing many cores running in parallel. Similar to general purpose processors, GPUs are flexible enough to handle general purpose computations. In fact, a number of processing intensive communication algorithms have been implemented on GPU. GPU implementations of LDPC decoder are capable of real time throughput [9] . In addition, both a hard decision MIMO detector [10] as well as a soft decision MIMO detector [11] have been implemented on GPU.
In this paper, we aim to provide an alternative -a turbo decoder defined entirely in software on GPU that reduces the design cycle and delivers good throughput. Particularly, we partition the decoding workload across cores and pre-fetch data to reduce memory stalls. However, parallelization of the decoding algorithm can improve throughput of a decoder at the expense of decoder BER performance. In this paper, we also provide both throughput and BER performance of the decoder and show that we can parallelize the workload on GPU while maintaining reasonable BER performance. Although ASIC and FPGA designs are more power efficient and can offer higher throughput than our GPU design [12] , this work will allow us to accelerate simulation as well as to implement a complete iterative MIMO receiver in software in wireless test-bed platform such as WARPLAB [13] .
The rest of the paper is organized as follows: In section II and section III, we give an overview of the CUDA architecture and turbo decoding algorithm. In section IV, we will discuss the implementation aspects on GPU. Finally, we will present BER performance and throughput results and analyses in section V and conclude in section VI.
II. COMPUTE UNIFIED DEVICE ARCHITECTURE (CUDA)
Compute Unified Device Architecture [14] is a software programming model that allows the programmer to harness the massive computation potential offered by the programmable GPU. The programming model is explicitly parallel. The programmer explicitly specifies the parallelism, i.e. how operations are applied to a set of data, in a kernel. At runtime, multiple threads are spawned, where each thread runs the operations defined by the kernel on a data set. In this programming model, threads are completely independent. However, threads within a block can share computation through barrier synchronization and shared memory. Thread blocks are completely independent and only can be synchronized through writing to the global memory and terminating the kernel.
Compared to traditional general purpose processors, a programmable GPU has much higher peak computation throughput. The computation power is enabled by many cores on the GPU. There are multiple stream multiprocessors (SM), where each SM is an 8 ALU single instruction multiple data (SIMD) core. A kernel is mapped onto the device by mapping each thread block to an SM. CUDA divides threads within a thread block into blocks of 32 threads. When all 32 threads are doing the same set of operations, these 32 threads, also known as a WARP, are executed as a group on an SM over 4 cycles. Otherwise, threads are executed serially. There are a number of reasons for stalls to occur. As data is not cached, an SM can stall waiting for data. Furthermore, the floating point pipeline is long and register to register dependency can cause a stall in the pipeline. To keep cores utilized, multiple thread blocks, or concurrent thread blocks, are mapped onto an SM and executed on an SM at the same time. Since the GPU can switch between WARP instructions with zero-overhead, the GPU can minimize stalls by switching over to another independent WARP instruction on a stall.
Computation throughput can still become I/O limited if memory bandwidth is low. Fortunately, fast on-chip resources, such as registers, shared memory and constant memory, can be used in place of off-chip device memory to keep the computation throughput high. Shared memory is especially useful. It can reduce memory access time by keeping data on-chip and reduce redundant calculations by allowing data sharing among independent threads. However, shared memory on each SM has 16 access ports. It takes one cycle if 16 consecutive threads access the same port (broadcast) or none of the threads access the same port (one to one). However, a random layout with some broadcast and some one-to-one accesses will be serialized and cause a stall. There are several other limitations with shared memory. First, only threads within a block can share data among themselves and threads between blocks can not share data through shared memory. Second, there are only (16KB) of shared memory on each stream multiprocessor and shared memory is divided among the concurrent thread blocks on an SM. Using too much shared memory can reduce the number of concurrent thread blocks mapped onto an SM.
As a result, it is a challenging task to implement an algorithm that keeps the GPU cores from idling-we need to partition the workload across cores, while effectively using shared memory, and ensuring a sufficient number of concurrently executing thread blocks.
III. MAP DECODING ALGORITHM
The principle of Turbo decoding is based on the BCJR or MAP (maximum a posteriori) algorithms [15] . The structure of a MAP decoder is shown in Figure 1 . One iteration of the decoding process consists of one pass through both decoders. Although both decoders perform the same set of computations, the two decoders have different inputs. The inputs of the first decoder are the deinterleaved extrinsic log-likelihood ratios (LLRs) from the second decoder and the input LLRs from the channel. The inputs of the second decoder are the interleaved extrinsic LLRs from the first decoder and the input LLRs from the channel. To decode a codeword with N information bits, each decoder performs a forward traversal followed by a backward traversal through an N -stage trellis to compute an extrinsic LLR for each bit. The trellis structure, or the connections between two stages of the trellis, is defined by the encoder. Figure 2 shows the trellis structure for the 3GPP LTE turbo code, where each state has two incoming paths, one path for u b = 0 and one path for u b = 1. Let s k be a state at stage k, the branch metric (or transition probability) is defined as:
where u k , the information bit, and p k , the parity bit, are dependent on the path taken 
where K is the set of paths that connect a state in stage k − 1 to state s k in stage k.
After the decoder performs a forward traversal, the decoder performs a backward traversal to compute β k , the backward state metrics for the trellis state in stage k. The backward state metric for state s k at stage k, β k (s k ), is defined as:
Although the computation is the same as the computation for α k , the state transitions are different. In this case, K is the set of paths that connect a state in stage k + 1 to state s k in stage k. After computing β k , the state metrics for all states in stage k, we compute two LLRs per trellis state. We compute one state LLR per state s k , Λ(s k |u k = 0), for the incoming path that is connected to state s k which corresponds to u k = 0. In addition, we also compute one state LLR per state s k , Λ(s k |u b = 1), for the incoming path that is connected to state s k which corresponds to u k = 1. The state LLR, Λ(s k |u b = 0), is defined as:
where the path from s k−1 to s k with u b = 0 is used in the computation. Similarly, the state LLR, Λ(s k |u b = 1), is defined as:
where the path from s k−1 to s k with u b = 1 is used in the computation.
To compute the extrinsic LLR for u k , we perform the following computation:
where K is the set of all possible states and max * () is defined as max * (S) = ln( s∈S e s ). In the next section, we will describe how this algorithm is mapped onto GPU in detail.
IV. IMPLEMENTATION OF MAP DECODER ON GPU
A straight-forward implementation of the decoding algorithm requires the completion of N stages of α k computation before the start of β k computation. Throughput of such a decoder would be low on a GPU. First, the parallelism of this decoder would be low; since we would spawn only one thread block with 8 threads to traverse the trellis in parallel. Second, the memory required to save N stages of α k is significantly larger than the shared memory size. Finally, a traversal from stage 0 to stage N − 1 takes many cycles to complete and leads to very long decoding delay. Figure 3 provides an overview of our implementation. At the beginning of the decoding process, the inputs of the decoder, LLRs from the channel, are copied from the host memory to device memory. Instead of spawning only one thread-block per codeword to perform decoding, a codeword is split into P subblocks and uses P independent thread blocks in parallel. We still assign 8 threads per each thread block as there are only 8 trellis states. However, both the amount of shared memory required and the decoding latency are reduced as a threadblock only needs to traverse through N P stages. After each half decoding iteration, thread blocks are synchronized by writing extrinsic LLRs to device memory and terminating the kernel. In the device memory, we allocate memory for both extrinsic LLRs from the first half iteration and extrinsic LLRs from the second half iteration. During the first half iteration, the P thread blocks read from extrinsic LLRs from the second half iteration. During the second half of the iteration, the direction is reversed. Although a sliding window with training sequence [16] can be used to improve the BER performance of the decoder, it is not supported by the current design. As the length of sub-blocks is very small with large P , a sliding window would add significant overhead. However, the next iteration initialization technique is used to improve BER performance. The α and β values between neighboring thread-blocks are exchanged between iterations.
Only one MAP kernel is needed as each half iteration of the MAP decoding algorithm performs the same sequence of computations. However, since the input changes and the output changes between each half iteration, the kernel needs to be reconfigurable. Specifically, the first half iteration reads a priori LLRs and writes extrinsic LLRs without any interleaving or deinterleaving. The second half iteration reads a priori LLRs interleaved and writes extrinsic LLRs deinterleaved. The kernel handles reconfiguration easily with a couple of simple conditional reads and writes at the beginning and the end of the kernel. Therefore, this kernel executes twice per iteration. The implementation details 
A. Shared Memory Allocation
To increase locality of the data, our implementation attempts to prefetch data from device memory into shared memory and keep intermediate results on die. Since the backward traversal depends on the results from the forward traversal, we save 
B. Forward Traversal
During the forward traversal, each thread block first traverses through the trellis to compute α. We assign one thread to each trellis level; each thread evaluates two incoming paths and updates α k (s j ) for the current trellis stage using α k−1 , the forward metrics from the previous trellis stage k−1. The decoder use Equation (2) to compute α k . The computation, however, depends on the path taken (s k−1 , s k ). The two incoming paths are known a priori since the connections are defined by the trellis structure as shown in Figure 2 . Table I summarizes 
C. Backward Traversal and LLR Computation
After the forward traversal, each thread block traverses through the trellis backward to compute β. We assign one thread to each trellis level to compute β, followed by computing Λ 0 and Λ 1 shown in Algorithm 2. The indices of β k+1 and values of p k are summarized in Table II . Similar to the forward traversal, there are no shared memory bank conflicts since each thread accesses an element of α or β in a different bank. Algorithm 2 thread i computes β k (i) and Λ 0 (i) and Λ 1 (i)
After computing Λ 0 and Λ 1 for stage k, we can compute the extrinsic LLR for stage k. However, there are 8 threads available to compute the single LLR, which introduces parallelism overhead. Instead of computing one extrinsic LLR for stage k as soon as the decoder computes β k , we allow the threads to traverse through the trellis and save 8 stages of Λ 0 and Λ 1 before performing extrinsic LLR computations. By saving eight stages of Λ 0 and Λ 1 , we allow all 8 threads to compute LLRs in parallel efficiently. Each thread handles one stage of Λ 0 and Λ 1 to compute an LLR. Although this increases thread utilization, threads need to avoid accessing the same bank when computing extrinsic LLR. For example, 8 elements of Λ 0 for each stage are stored in 8 consecutive addresses. Since there are 16 memory banks, elements of even stages Λ 0 or Λ 1 with the same index would share the same memory bank. Likewise, this is true for even stages of Λ 0 . Hence, sequential accesses to Λ 0 or Λ 1 to compute extrinsic LLR will result in four-way memory bank conflicts. To alleviate this problem, we permute the access pattern based on thread ID as shown in Algorithm 3.
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D. Interleaver
The interleaver is used in the second half iteration of the MAP decoding algorithm. In our implementation, a quadratic permutation polynomial (QPP) interleaver [17] , which is proposed in the 3GPP LTE standard was used. Although the QPP interleaver is contention free since it can guarantee bank free memory access, where each sub-block accesses a different memory bank. However, the memory access pattern is still random. Since the inputs are shared in device memory, memory accesses are not necessarily coalesced. We reduce latency by pre-fetching data into the shared memory. The QPP interleaver is defined as:
Direct computation of Π(x) using Equation (7) can cause overflow. For example, 6143 2 can not be represented as a 32-bit integer. The following equation is used to compute Π(x) instead:
Another alternative is to compute Π(x) recursively [6] , which requires Π(x) to be computed before we can compute Π(x + 1). This is not efficient for our design as we need to compute several interleaved addresses in parallel. For example, during the second half of the iteration to store extrinsic LLR values, 8 threads need to compute 8 interleaved address in parallel. Equation (8) allows efficient address computation in parallel. Although our decoder is configured for the 3GPP LTE standard, one can replace the current interleaver function with another function to support other standards. Furthermore, we can define multiple interleavers and switch between them onthe-fly since the interleaver is defined in software in our GPU implementation.
E. max * Function
Both natural logarithm and natural exponential are supported on CUDA. We support full-log-MAP as well as max-log-MAP [18] . We compute full-log-MAP by:
and max-log-MAP is defined as:
Throughput of full-log-MAP will be slower than the throughput of max-log-MAP. Not only is the number of instructions required for full-log-MAP greater than the number of instructions required for max-log-MAP, but also the natural logarithm and natural exponential instructions take longer to execute on the GPU compared to common floating operations, e.g. multiply and add. An alternative is using a lookup table in constant memory. However, this is even less efficient as multiple threads access different entries in the lookup table simultaneously and only the first entry will be a cached read.
V. BER PERFORMANCE AND THROUGHPUT RESULTS We evaluated accuracy of our decoder by comparing it against a reference standard C Viterbi implementation. To evaluate the BER performance and throughput of our turbo decoder, we tested our turbo decoder on a Linux platform with 8GB DDR2 memory running at 800 MHz and an Intel Core 2 Quad Q6600 running at 2.4Ghz. The GPU used in our experiment is the Nvidia TESLA C1060 graphic card, which has 240 stream processors running at 1.3GHz with 4GB of GDDR3 memory running at 1600 MHz.
A. Decoder BER Performance
Since our decoder can change P , which is the number of sub-blocks to be decoded in parallel, we first look at how the number of parallel sub-blocks affects the overall decoder BER performance. In our setup, the host computer first generates the random bits and encodes the random bits using a 3GPP LTE turbo encoder. After passing the input symbols through the channel with AWGN noise, the host generates LLR values which are fed into the decoding kernel running on GPU. For this experiment, we tested our decoder with P = 32, 64, 96, 128 for a 3GPP LTE turbo code with N = 6144. In addition, we tested both full-log-MAP as well as max-log-MAP with the decoder performing 6 decoding iterations. Figure 4 shows the bit error rate (BER) performance of the our decoder using full-log-MAP, while Figure 5 shows the BER performance of our decoder using max-log-MAP. In both cases, BER performance of the decoder decreases as we increase P . The BER performance of the decoder is significantly better when full-log-MAP is used. Furthermore, we see that even with parallelism of 96, where each sub-block is only 64 stages long, the decoder provides BER performance that is within 0.1dB of the performance of the optimal case (P = 1). 
B. Decoder Throughput
We measure the time it takes for the decoder to decode a batch of 100 codewords using event management in the CUDA runtime API. The runtimes measured include both memory transfers and kernel execution. Since our decoder can support various code sizes, we can decode N = 64, 1024, 2048, 6144 with various numbers of decoding iterations and parallelism P . The throughput of the decoder is only dependent on W = N P as decoding time is linearly dependent on the number of trellis stages traversed. Therefore, we report the decoder throughput as a function of W which can be used to find the throughput of different decoder configurations. For example, if N = 6144, P = 64, and the decoder performs 1 iteration, the throughput of the decoder is the throughput when W = 96. The throughput of the decoder is summarized in Table III . We see that the throughput of the decoder is inversely proportional to the number of iterations performed. The throughput of the decoder after m iterations can be approximated as T 0 /m, where T 0 is the throughput of the decoder after 1 iteration.
Although throughput of full-log-MAP is slower than max-log-MAP as expected, the difference is small while full-log-MAP improves the BER performance of the decoder significantly. Therefore, full-log-MAP is a better choice for this design.
C. Architecture Comparison
Table IV compares our decoder with other programmable turbo decoders. Our decoder with W = 64 compares favorably in terms of throughput and BER performance. We can support both the full-log-MAP (FLM) algorithm and the simplified max-log-MAP (MLM) algorithm while most other solutions only support the sub-optimal max-log-MAP algorithm. 
VI. CONCLUSION
In this paper, we presented a 3GPP LTE compliant turbo decoder implemented on GPU. We portion the workload across cores on the GPU by dividing the codeword into many subblocks to be decoded in parallel. Furthermore, all computation is completely parallel for each sub-block. To reduce the memory bandwidth needed to keep the cores fed, we prefetch data into shared memory and keep immediate data in shared memory. As different sub-block sizes can lead to BER performance degradation, we presented how both BER performance and throughput is affected by sub-block size. We show that our decoder provides faster throughput even though the full-log-MAP algorithm is used. As the decoder is done in software, we can easily change the QPP interleaver and trellis structure states to support other codes. Future work includes other partitioning and memory strategies to improve throughput of the decoder. Furthermore, we will implement a completely iterative MIMO receiver by combining this decoder with a MIMO detector on the GPU.
